

CAT6221

300mA CMOS Dual LDO Regulator



FEATURES

- Two outputs with guaranteed 300mA peak output current
- Low dropout voltages of 210mV typical at 300mA
- Stable with ceramic output capacitors
- Independent enable pins
- Under voltage lockout
- No-load ground current of 100µA typical
- Full-load ground current of 160µA typical
- ±1.0% output voltage initial accuracy
- ±2.0% accuracy over temperature
- "Zero" current shutdown mode
- Fold-back current limit and thermal protection
- TSOT-23 6-lead, 0.8mm height package

APPLICATIONS

- Cellular phones
- Battery-powered devices
- Consumer Electronics

DESCRIPTION

The 300mA CMOS Dual LDO CAT6221 combines in a single TSOT-23 6-lead package two low dropout regulators (LDO), each with its own enable pin.

The regulator outputs drive loads up to 300mA. By design, the dual LDO provides fast response time during load current and line voltage changes.

Each LDO is optimized for low noise and high crosstalk isolation. With zero shut down current and a low quiescent current of 100μ A, the dual LDO is ideal for battery-operated devices with supply voltage from 2.3V to 5.5V.

The dual LDO offers 1% initial accuracy and very low dropout voltage, typical 210mV at 300mA. Stable operation is provided with small 1μ F ceramic output capacitors, reducing required board space and component cost.


Other features include fold-back current limit and thermal protection.

The dual LDO is available in the tiny 6-lead TSOT-23 package with a maximum height of 0.8mm.


For Ordering Information details, see page 10.

PIN CONFIGURATION

6-Lead TSOT-23 (0.8mm height)



TYPICAL APPLICATION CIRCUIT





PIN DESCRIPTIONS

Pin #	Name	Function	
1	EN1	Enable input (active high) for VOUT1.	
2	VIN	Supply voltage input.	
3	EN2	Enable input (active high) for VOUT2.	
4	VOUT2	LDO Output Voltage 2.	
5	GND	Ground reference.	
6	VOUT1	LDO Output Voltage 1.	

PIN FUNCTION

VIN is the supply pin for the LDO. A small 1µF ceramic bypass capacitor is required between the V_{IN} pin and ground near the device. When using longer connections to the power supply, C_{IN} value can be increased without limit. The operating input voltage range is from 2.3V to 5.5V.

EN1 & 2 are the enable control logic (active high) for the regulator outputs.

VOUT1 & 2 are the LDO regulator outputs. A small 1μ F ceramic bypass capacitor is required between the VOUT pins and ground. For better transient response, its value can be increased to 4.7μ F.

The capacitor should be located near the device. For the TSOT23 6-lead package, a continuous 300mA output current for both LDOs may turn-on the thermal protection.

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Parameter	Rating	Unit
V _{IN}	0 to 6.5	V
V _{EN} , V _{OUT}	-0.3 to V _{IN} +0.3	V
Junction Temperature, T _J	+150	°C
Power Dissipation, P _D	Internally Limited (2)	mW
Storage Temperature Range, T _S	-65 to +150	°C
Lead Temperature (soldering, 5 sec.)	260	°C
ESD Rating (Human Body Model)	3	kV

RECOMMENDED OPERATING CONDITIONS⁽³⁾

Parameter	Range	Unit
V _{IN}	2.3 to 5.5	V
V _{EN}	0 to V _{IN}	V
Junction Temperature Range, T _J	-40 to +125	°C
Package Thermal Resistance (TSOT23), θ_{JA}	235	°C/W

Typical application circuit with external components are shown on page 1.

Notes:

(1) Exceeding maximum rating may damage the device.

(2) The maximum allowable power dissipation at any T_A (ambient temperature) is $P_{Dmax} = (T_{Jmax} - T_A) / \theta_{JA}$. Exceeding the maximum allowable power dissipation will result in excessive die temperature, and the regulator will go into thermal shutdown.

(3) The device is not guaranteed to work outside its operating rating.

Doc. No. MD-10001 Rev. A

BLOCK DIAGRAM




Figure 2. CAT6221 Functional Block Diagram

On each output, a 250Ω internal shutdown switch discharges the output capacitor in the no-load condition.

GND is the ground reference for the LDO. The pin must be connected to the ground plane on the PCB.



ELECTRICAL OPERATING CHARACTERISTICS (1)

 $V_{IN} = V_{OUT} + 1.0V$, $V_{EN} =$ High, $I_{OUT} = 100\mu$ A, $C_{IN} = C_{OUT} = 1\mu$ F, ambient temperature of 25°C (over recommended operating conditions unless specified otherwise). **Bold numbers** apply for the entire junction temperature range.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit	
			-1.0		+1.0	%	
V _{OUT-ACC}	Output Voltage Accuracy	Initial accuracy	-2.0	-	+2.0		
TC _{OUT}	Output Voltage Temp. Coefficient			40		ppm/°C	
V _{R-LINE} Line Regulation	$V_{IN} = V_{OUT} + 1.0V$ to 5.5V	-0.2	±0.1	+0.2	%/V		
		$v_{\rm IN} = v_{\rm OUT} + 1.00$ to 5.50	-0.4		+0.4	70/ V	
V _{R-LOAD} Lo	Load Regulation	I _{ουτ} = 100μA to 300 mA		0.9	1.5	%	
▼ R-LOAD					2		
V _{DROP} Dro	Dropout Voltage ⁽²⁾	I _{OUT} = 300mA		210	280	mV	
• DROP					350		
		Both LDOs Enabled		100	140		
		Ι _{ΟUT} = 0μΑ			170		
I _{GND} Ground Current		Both LDOs Enabled I _{OUT} = 300mA		160			
	Ground Current	One LDO Enabled		55	75	μΑ	
		Ι _{ΟUT} = 0μΑ			90		
		One LDO Enabled I _{OUT} = 300mA		85			
	Shutdown Ground Current	V _{EN} < 0.4V			2	μA	
I _{GND-SD}					4		
		f = 1kHz		60		dB	
PSRR	Power Supply Rejection Ratio	f = 20kHz		45			
I _{SC}	Output short circuit current limit	V _{OUT} = 0V		130		mA	
T _{ON}	Turn-On Time			150		μs	
e _N	Output Noise Voltage (3)	BW = 10Hz to 100kHz		95		μVrms	
R _{OUT-SH}	Shutdown Switch Resistance			250		Ω	
V _{IN-UVLO}	Under voltage lockout threshold			2.15		V	
ESR	C _{OUT} equivalent series resistance		5		500	mΩ	
Enable Ir	nput (EN1, EN2)	I				I	
	Logic High Level	V _{IN} = 2.3 to 5.5V	1.8			V	
V _{LO}	Logic Low Level	$V_{IN} = 2.3 \text{ to } 5.5 \text{V}$	-		0.4	V	
		$V_{\rm EN} = 0.4 V$	1	0.05	1	- μΑ	
I _{EN}	Enable Input Current	$V_{\rm EN} = V_{\rm IN}$		0.1	1		
Thermal	Protection			·			
T _{SD}	Thermal Shutdown			160		°C	
T _{HYS}	Thermal Hysteresis			10		°C	

Notes:

(1) Specification for 2.8V output version unless specified otherwise.


⁽²⁾ Dropout voltage is defined as the input-to-output differential at which the output voltage drops 2% below its nominal value measured at 1V differential. During test, the input voltage stays always above the minimum 2.3V.

⁽³⁾ Specification for 1.8V output version.




TYPICAL CHARACTERISTICS (shown for 2.8V/1.8V outputs version)

 V_{IN} = 3.8V, I_{OUT} = 100µA, EN1 = EN2 = V_{IN} , C_{IN} = C_{OUT} = 1µF, T_A = 25°C unless otherwise specified.




OUTPUT LOAD CURRENT 1 (mA)


Output Voltage 2 vs. Temperature



Load Regulation VOUT2




Ground Current (EN1 = GND)






TYPICAL CHARACTERISTICS (shown for 2.8V/1.8V outputs option)


 V_{IN} = 3.8V, I_{OUT} = 100µA, EN1 = EN2 = V_{IN} , C_{IN} = C_{OUT} = 1µF, T_A = 25°C unless otherwise specified.




Output 1 Dropout Characteristics




Output Voltage 1 vs. Load Current 1






Ground Current vs. Input Voltage



Output Voltage 2 vs. Load Current 2




Ground Current (EN1 = GND)

5




TYPICAL CHARACTERISTICS (shown for 2.8V/1.8V outputs option)


 V_{IN} = 3.8V, I_{OUT} = 100µA, EN1 = EN2 = V_{IN} , C_{IN} = C_{OUT} = 1µF, T_A = 25°C unless otherwise specified.



PSRR 1 & 2 vs. Frequency (30mA Load)




Line Regulation VOUT2






TRANSIENT CHARACTERISTICS (shown for 2.8V/1.8V outputs option)


 V_{IN} = 3.8V, I_{OUT} = 100µA, EN1 = EN2 = V_{IN} , C_{IN} = C_{OUT} = 1µF, T_A = 25°C unless otherwise specified. **Note:** All transient characteristics are generated using the evaluation board CAT6221EVAL1.




Enable Turn-On (300mA/100µA Loads)




Enable Turn-On (100µA/300mA Loads)




Enable Turn-Off (100µA Loads)



Enable Turn-Off (300mA/100µA Loads)




Enable Turn-Off (100µA/300mA Loads)






TRANSIENT CHARACTERISTICS (shown for 2.8V/1.8V outputs option)


 V_{IN} = 3.8V, I_{OUT} = 100µA, EN1 = EN2 = V_{IN} , C_{IN} = C_{OUT} = 1µF, T_A = 25°C unless otherwise specified. Note: All transient characteristics are generated using the evaluation board CAT6221EVAL1.




Line Transient Response (0.1mA Loads)




Line Transient Response (100/0.1mA Loads)




VOUT2 Load Transient Response (0.1 to 300mA)



Line Transient Response (0.1/100mA Loads)




Separate Enable Operation (100mA Loads)






PACKAGE OUTLINE DRAWING

TSOT-23 6-Lead 0.8mm (TD)⁽¹⁾⁽²⁾




TOP VIEW

SYMBOL	MIN	NOM	MAX
Α	1.0		1.00
A1	0.01	0.05	0.10
A2	0.80	0.87	0.90
b	0.30		0.45
С	0.12	0.15	0.20
D	2.90 BSC		
E	2.80 BSC		
E1	1.60 BSC		
е	0.95 TYP		
L	0.30	0.40	0.50
L1	0.60 REF		
L2	0.25 BSC		
θ	0°		8°



SIDE VIEW



END VIEW


For current Tape and Reel information, download the PDF file from: http://www.catsemi.com/documents/tapeandreel.pdf.

Notes:

- (1) All dimensions are in millimeters, angles in degrees.
- (2) Complies with JEDEC standard MO-193.



EXAMPLE OF ORDERING INFORMATION



Part Number	V _{OUT} Voltage Combination ⁽⁴⁾	Package	Quantity per Reel
CAT6221-JFTD-G	2.5V / 1.5V	TSOT-23	3000
CAT6221-JGTD-G	2.5V / 1.8V	TSOT-23	3000
CAT6221-JLTD-G	2.5V / 2.7V	TSOT-23	3000
CAT6221-JPTD-G	2.5V / 3.0V	TSOT-23	3000
CAT6221-MFTD-G	2.8V / 1.5V	TSOT-23	3000
CAT6221-MGTD-G	2.8V / 1.8V	TSOT-23	3000
CAT6221-MLTD-G	2.8V / 2.7V	TSOT-23	3000
CAT6221-MPTD-G	2.8V / 3.0V	TSOT-23	3000
CAT6221-PFTD-G	3.0V / 1.5V	TSOT-23	3000
CAT6221-PGTD-G	3.0V / 1.8V	TSOT-23	3000
CAT6221-PLTD-G	3.0V / 2.7V	TSOT-23	3000
CAT6221-PPTD-G	3.0V / 3.0V	TSOT-23	3000
CAT6221-SFTD-G	3.3V / 1.5V	TSOT-23	3000
CAT6221-SGTD-G	3.3V / 1.8V	TSOT-23	3000
CAT6221-SLTD-G	3.3V / 2.7V	TSOT-23	3000
CAT6221-SPTD-G	3.3V / 3.0V	TSOT-23	3000

Notes:

- (1) All packages are RoHS-compliant (Lead-free, Halogen-free).
- (2) The standard lead finish is NiPdAu pre-plated (PPF) lead frames.
- (3) The device used in the above example is a CAT6221-MGTD-GT3 (V_{OUT1} = 2.8V, V_{OUT2} = 1.8V, in a TSOT-23 package, NiPdAu, Tape and Reel).
- (4) For other voltage combinations, please contact your nearest Catalyst Semiconductor Sales office.
- (5) Top marking for CAT6221 is T3YM (Y = Year, M = Month).

REVISION HISTORY

Date	Rev.	Reason
10/10/2007	А	Initial Release

Copyrights, Trademarks and Patents

© Catalyst Semiconductor, Inc.

Trademarks and registered trademarks of Catalyst Semiconductor include each of the following:

Adaptive Analog[™], Beyond Memory[™], DPP[™], EZDim[™], LDD[™], MiniPot[™], Quad-Mode[™] and Quantum Charge Programmable[™]

Catalyst Semiconductor has been issued U.S. and foreign patents and has patent applications pending that protect its products.

CATALYST SEMICONDUCTOR MAKES NO WARRANTY, REPRESENTATION OR GUARANTEE, EXPRESS OR IMPLIED, REGARDING THE SUITABILITY OF ITS PRODUCTS FOR ANY PARTICULAR PURPOSE, NOR THAT THE USE OF ITS PRODUCTS WILL NOT INFRINGE ITS INTELLECTUAL PROPERTY RIGHTS OR THE RIGHTS OF THIRD PARTIES WITH RESPECT TO ANY PARTICULAR USE OR APPLICATION AND SPECIFICALLY DISCLAIMS ANY AND ALL LIABILITY ARISING OUT OF ANY SUCH USE OR APPLICATION, INCLUDING BUT NOT LIMITED TO, CONSEQUENTIAL OR INCIDENTAL DAMAGES.

Catalyst Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Catalyst Semiconductor product could create a situation where personal injury or death may occur.

Catalyst Semiconductor reserves the right to make changes to or discontinue any product or service described herein without notice. Products with data sheets labeled "Advance Information" or "Preliminary" and other products described herein may not be in production or offered for sale.

Catalyst Semiconductor advises customers to obtain the current version of the relevant product information before placing orders. Circuit diagrams illustrate typical semiconductor applications and may not be complete.



Catalyst Semiconductor, Inc. Corporate Headquarters 2975 Stender Way Santa Clara, CA 95054 Phone: 408.542.1000 Fax: 408.542.1200 www.catsemi.com

Document No: MD-10001 Revision: A Issue date: 10/10/07